The next LHC runs, with a significant increase in instantaneous luminosity, will provide a big challenge for the trigger and data acquisition systems of all the experiments. Intensive use of the tracking information at the trigger level will be important to keep high efficiency for interesting events despite the increase in collisions per bunch crossing. In order to facilitate the use of tracks in the High Level Trigger, the ATLAS experiment planned the installation of a hardware processor dedicated to tracking: the Fast TracKer processor. The Fast Tracker is designed to perform full detector track reconstruction of every event accepted by the ATLAS first level hardware trigger. To achieve this goal the system uses a parallel architecture, with algorithms designed to exploit the computing power of custom Associative Memory chips, and modern field programmable gate arrays. The processor will provide computing power to reconstruct tracks with transverse momentum greater than 1 GeV in the entire tracking volume. The tracks will be available at the begin of the trigger selections, allowing to develop new more pileup resilient triggering strategies as well as allow for entirely new ones. The Fast Tracker system will be massive, with about 8000 Associative Memory chips and 2000 field programmable gate arrays, providing full tracking with a rate up to 100 KHz and an average latency below 100 microseconds. The system began commissioning in 2016, with a full barrel coverage reached by the end of the year. In these proceedings the final version of the electronic boards is presented, as well as reports on the commissioning status and as well as the first data-taking experience.
Introduction 1
The Fast Tracker (FTK) [1] is a new ATLAS [2] trigger component, currently under installa-2 tion, that will provide full tracking for the High Level Trigger (HLT) for every event selected by 3 the first level hardware based trigger. FTK will be capable to provide the full event tracking for 4 tracks with a transverse momentum, p T , above 1 GeV. The ATLAS Trigger system as described in 5 Ref. [3] and split into two levels: a hardware level (L1) and a HLT based on commodity servers.
6
The hardware level trigger is based on custom electronics and the reconstruction of variables is per- 7 formed at the LHC collision frequency (i.e. up to 40MHz ). The average output of the L1 trigger to 8 HLT is about 100 kHz. The HLT uses software algorithms to compute characteristics of the events 9 and decides which events to retain for offline processing.
10
For every L1 accept a copy of all Inner Detector (ID) 1 [4] output is sent to FTK via dedicated 11 optical fibres. This functionality is implemented in a Dual HOLA mezzanine [1] for the SCT 12 system and the older part of the readout of the Pixel Detectors. For the Insertable B-Layer (IBL)
13
[5] and Layer 2 of the Pixel detector this functionality is implemented in an upgraded readout 14 system. This connections allows for the FTK to "spy" on the output of the Pixel and SCT detectors.
15
This functionality is essential for the commissioning of the system. Associative Memory Chip 06: The core of the processing-unit is the associative memory 54 chip (AM06). The chip has eight buses on which the SS identifiers (SSIDs) arrive as they are 55 2 A processing unit (PU) consists of one AUX and one AMB located in the same VME slot.
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Lucian-Stefan Ancu generated in the AUX. The SS are matched against 128,000 pre-stored patterns stored in each chip.
56
A pattern consists of 8 SSIDs and a pattern is considered matched if seven out of the eight SSIDs 57 are matched. This process is improved by the technical feature that up to three of the SSIDs can be 58 defined using ternary bits (using CAM technology) and this allows for extended SSIDs matchings
59
(also it means that less patterns can be used to obtain the same coverage). Physically, 16 AM chips 60 are placed on the LAMBs and each of the AMB boards has four mezzanine LAMBs. HLT.
70
For a more in depth information on the PUs, Data Formatter, Input Mezzanines and FLIC 71 please consult [7, 8] .
72
Infrastructure: The FTK system is installed in seven racks in the ATLAS electronics cavern.
73
Four of these racks are dedicated to the processing units, two are dedicated to the Data Formatter 
